|
Chat
Discuss
Slack
|
Git
GitHub
GitLab
|
Twitter
Facebook
LinkedIN
YouTube
WeChat
|
Sign up for your OPF Passport
|
About
Mission Statement
Governance
OpenPOWER Ready™
Board of Directors
Steering Committee
Events
Working Groups
Academic BoF
Accelerator TWG
Compliance TWG
Hardware Architecture TWG
High-Performance-Computing SIG
HUB SIG
Instruction Set Architecture TWG
LibreBMC SIG
Machine Learning & AI SIG
Memory SIG
PowerPi SIG
System Software TWG
Members
HUB
Technical
Specifications
OpenPOWER Ready
Compliance
Resources
Blog
Contact Us
Join
Login
Technical Specifications
Matching items
64-bit ELF ABI Specification for OpenPOWER Architecture
Advanced Accelerator Adapter Electro-Mechanical Specification
Coherent Accelerator Interface Architecture
Field Replaceable Unit Service Interface Specification
Instruction Set Architecture
IO Design Architecture (IODA) Specification
Linux on POWER Architecture Reference
Memory Bus Specification
OpenCAPI POWER Platform Architecture Guide
PSL / AFU Interface Specification
Vector Intrinsics Porting Guide
Vector Intrinsics Programming Reference Specification
